Tag: arbiter design in verilog