Tag: asynchronous fifo design in verilog