Tag: logic synthesis and verification