Tag: sequential logic equivalence checking