Tag: tri state buffer in verilog