Tag: verilog memory model example