Tag: what is fifo in verilog