Tag: verilog synthesis interview questions