Tag: verilog testbench code for full adder