- LPDC[ Low Density Parity Check Code ] Encoders
- LPDC[ Low Density Parity Check Code ] Decoders
- Fractional PLL
- Physical Random Function generation with soft Errors
- Parity Prediction in Adders
- On Chip Bus Protocols
- USB[Universal Serial Bus Protocol]
- On Chip Speed-Monitors
- On Chip Process Variation Monitors
- Process Variation [Channel Length Variation] Modeling
- Process Variation [Lens abberation] Modeling
- On Chip variation list and their contribution in deration
- Wafer level variation
- SerDes[Serializer and Deserializer]
- CAM based look-up table
- Bluetooth Payload encryption Algorithm
- Implementation of FIR filters
- DMA[Direct Memory Access] Implementation
- Analysis of Crosstalk induced Delay Variation
- Signal Integrity Aware Synthesis/placement/routing techniques
- Viterbi Decoders Implementation
- Lithographic Friendly Placement and Routing Techniques
- Implementation of Image Compression Algorithms
- Study of Static Timing Analysis Algorithms like Arnoldi/Elmore/...
- Clock recovery circuit which can lock to any unknown phase in a short span of time
- Bus Functional Models AMBA Bus Protocol
Are there any vlsi project ideas you'd like to share? Please add in the comment section...
